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Abs t r ac t . In this paper the hardware implementation of an inner hair 
cell model is presented. Main features of the design are the use of Meddis' 
transduction structure and the methodology for Design with Reusability. 
Which allows future migration to new hardware and design refinements 
for speech processing and custom-made hearing aids. 
1 Introduction 
Many people suffering deafness would find relief to their disabilities by receiv-
ing cochlear implants. They deliver electric stimuli proportional to the sound or 
speech captured from the environment to the auditory nerve, [1]. Artificial bio-
inspired systems behave adequately in general, but demand very high computa-
tional costs, which render them inadequate for many real-time applications. 
In addition, Speech processing has advanced tremendously in recent years, 
however, still fall short for performance and noise tolerance level when compared 
with biological recognition systems [2]. For this reason, biologically inspired algo-
ri thms are not only important in the design field of hearing aids, also to improve 
the interfaces between humans and machines. 
The work herein described is substantially focussed to the implementation 
of a first prototype in a F P G A showing the behaviour of the inner auditory 
system, with the function of converting the movements of the basilar membrane 
in trains of pulses to be carried to the brain for its processing. The proposed 
system may serve as a front-end processor in bio-inspired speech processing and 
recognition applications. The utilization of Design with Reusability methodology 
allows not only accelerating the cycle of prototyping, but also adapting the design 
to the specific needs of a particular problem, for example, varying the amount 
and frequency of transduction channels as a function of the patient's needs or 
recognition system. 
1.1 Auditory System Description 
Auditory periphery can be described as the concatenation of three stages: outer, 
middle and inner ear, as shown in Fig. la. Sound is the result of the vibrations 
of the air surrounding the ear. They reach the outer ear, consisting of the pinea 
and the ear canal, which adapts the sound pressure wave and is partly respon-
sible for the location of the source. Vibrations reach the middle ear through the 
auditory canal and cause displacements in the tympanic membrane where the 
middle ear begins. These movements are transmitted through a chain of three 
small bones (malleus, incus and stapes) and reach to the cochlea which is the 
main part of the inner ear. Cochlea can be considered as divided into two scales 
by the basilar membrane, the tympanic and the vestibular scales, fig. lb. The 
organ of Corti, located in the basilar membrane, transduces the mechanical vi-
brations into electrical pulses transmitted to the brain by the auditive nerve [3]. 
High frequency waves stimulate hair cells near the organ of Corti base and low 
frequency ones act close to the apex. 
(a) Auditory Periphery (b) Cochlea 
Fig. 1. Structure of the Auditory Periphery, (a) extracted from [4] 
1.2 Bio-inspired Models 
Figure 2 shows the typical block structure based on the auditory periphery. 
Outer and Middle ears capture the sound waves and perform an initial filtering 
of the signal in order to increase the pressure of the sound in the region from 2 
to 7 kHz. The cochlea is typically modelled by two stages. The first one models 
the mechanical selectivity taken place in the cochlear structure. The vibration 
velocity of several points along the basilar membrane may be simulated by a 
set of filters like the dual resonance nonlinear filter (DRNL) proposed in [5,6]. 
The second one simulates the behaviour of the inner hair cell transducing the 
vibrations into electrical signals. 
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Fig. 2. Bio-inspired block diagram of the processor 
2 Inner Hair Cells (IHC) 
The IHC perceives basilar membrane movements and stimulates the afferent 
neural ñbbers (ANF) by neurotransmitters libration in the synaptic cleft. Each 
IHC rectifies and compresses signals coming from the basilar membrane reducing 
heavily the frequencies above 1 kHz and the occurrence of the non-instantaneous 
compressions in the synaptic cleft.The behaviour of the IHC can be modelled as 
a function of the neurotransmitters flux through three reservoirs, fig. 3. 
Hair Cell Synaptic Cleft Afferent Fibre 
Fig. 3. IHC function characterized by the Meddis model B 
The first one q(t) represents the amount of neurotransmitters ready to be 
released as a function of the membrane displacement s(t). The second reservoir 
represents the amount of neurotransmitters released in the synaptic cleft c(t), 
which determines the impulse rate in the postsynaptic afferent ñbbers. The third 
reservoir w(t), represents the amount of neurotransmitters recovered from the 
synaptic cleft contributing to the net amount of free neurotransmitters. 
The first step is to calculate the membrane permeability k(t) as function of 
the acoustic stimulus s(t). The following relations hold: 
km_l\s(s(t)dt + A)]/[s(t) + A + B]; s(t) + A>0 
feW
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where A and B are positive constants and B > > A. It must be noticed that 
when s(t) = 0 some spontaneous activity is allowed. 
The total amount of free neurotransmitters will depend on the presence of the 
generated, released and re-processed neurotransmitters within a given interval 
dt. The product between the free transmitters available q(t) and the membrane 
permeability k(t), gives the amount of transmitters released into the cleft. On 
the other hand, the cell has the capability for generating transmitters at the 
rate of y dt[M — q(t)], y represents the replenishing rate and M, the upper 
limit of free transmitters, for M > q(t); otherwise this value will be zero. The 
recovered transmitters amount is the input to a re-processing store w(t) and it 
will contribute in a proportion x to the free transmitters total amount q(t). 
q(t + 1) = q(t) + y[(M - q(t)]dt - q(t)k(t)dt + xw(t)dt (2) 
The re-processing reservoir stores the difference between the returned and re-
processed transmitters within dt: 
w(t + 1) = w(t) + rc{t)dt - xw{t)dt (3) 
The total amount of transmitters presents into the cleft is denoted by c(t). Part of 
these transmitters will return into the hair cell in a proportion of r c(t) according 
to a rate r and part of it will be lost: / r(t), I representing the loss rate. And 
finally the amount of neurotransmitters in the cleft will depend on the released, 
returned and lost amounts: 
c(t + 1) = c(t) + q(t)k(t)dt - lc(t)dt - rc(t)dt (4) 
The parameters, q, A, B, r, I, x, y and M are constants. 
3 Implementat ion 
Dataflow shown in figure 4a is the transformation of the previous equations 
into an implementable structure that improves the solution proposed in [7]. The 
main difference corresponds with the first left branch where the adders have 
been reordered to provide the operands to the divider as soon as possible. This 
improvement minimizes the delay to start the division operation. 
Parallel hardware implementation, shown in fig. 4b, includes several buffers, 
represented by the black boxes. These delaying elements have been included in 
order to adjust the latency of all paths. So, the structure has been transformed 
into a pipeline. 
(a) Data-flow representation. (b) Hardware implementation. 
Fig. 4. Parallel implementation 
Also a serial implementation has been explored to evaluate its performance 
in terms of area, which could be critical in the design of low-power nerve stim-
ulators with a big number of channels. This implementation consists in a single 
arithmetical block for each operation involved in the algorithm and the controller 
for sequencing the operations execution, fig. 5. 
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Fig. 5. Serial implementation 
As the arithmetic blocks are internally pipelined, the controller sequentially 
programs same type operations that haven't dependencies among them. Opera-
tions scheduling for the serial implementation is shown in table 1. The complete 
algorithm is computed in six stages. By comparing this information with the par-
allel implementation shown in fig. 4b we can notice that the number of stages 
is the same in both cases, but the parallel implementation is fully pipelined 
meanwhile the serial one needs to completely cover one stage before starting 
the computation of the following one. It means that the results of the first stage 
needs 2 more clock tics in the serial implementation. For stage 2 and 3 the results 
availability is the same in both implementations because the division operation is 
the bottleneck. Since there is only one addition and one multiplication in stages 
4 and 5, the delay is the same. And finally stage 6 needs one clock cycle more 
in the serial implementation. 
Table 1. Operations scheduling for the serial hardware 
ADDER MULT. DIVIDER 
Stage 1 
Stage 2 
Stage 3 
Stage 4 
Stage 5 
Stage 6 
[l]s(t)+A 
[2]s(t) + (A + B) 
[3] q{t) + M 
[7] w(t) - [4] 
[8] cit) - [5] 
[11] [9]+</(*) 
[12] [7] + [5] 
[13] [8] - [6] 
[14] [11] + [4] 
[17] [16] + [14] 
[18] [16] + [13] 
[4] x • w{i) 
[5] r • cit) 
[6] I • cit) 
[9] v • [3] 
[15] g • [10] 
[16] [15] • q(t) 
[10] [l]/[2] 
4 Results 
The design was implemented using IEEE 754 double precision arithmetical 
blocks available at the CoreGen tool of Xilinx™. These blocks can be con-
figured to perform addition, multiplication and division operations. Subtraction 
will be calculated by inverting the sign bit of the subtrahend. Overflow control 
is accomplished inside the blocks according to the mentioned IEEE standard. 
Each block generated by the CoreGen tool is encapsulated within a VHDL 
entity, which will contain only the input and output ports and control signals. In 
this way, just changing the description of the components we can easily evaluate 
the performance of different particular structures and implementations of the 
basic components. 
The structures were implemented over VIRTEX-5 devices using ISE 10.1 SP3 
synthesis software and simulated for the 17 channels as proposed in [8]. The 
design was tested under the same conditions than [8], the simulation results 
were fully coincident which validates the functional behaviour of the structures. 
Related with the hardware implementation, all the arithmetical blocks were 
generated by the CoreGen utility in two different ways: Full logic, using only 
LUTs; and DSP48E, exploding the internal arithmetic structures inside the 
Virtex5 family. As DSP48E slices are mainly intended for multiplication and 
inner product, multipliers benefits from them doubling their working frequency 
and reducing to one fourth the amount of needed LUTs. Adders have 10% of 
improvement in speed and divider doesn't benefit from these slices. 
The two structures have almost the same working frequencies regardless if they 
use full logic or DSP48E slices as can be seen in table 2. The use of DSP48E 
slices don't present a significative impact on the working frequency due to the 
critical path is inside the divider. The differences in the frequencies are due to the 
routing of the signals, bigger circuits let less free routes. DSP48E slices increase 
the latency of the arithmetic blocks because the control logic for normalizing the 
result or checking overflows can not be integrated within the arithmetical logic. 
The second line in table 2 shows that the working frequency for calculating 17 
IHCs is in the range 1.5 to 2 MHz. Both structures are able to work in real time 
considering a data sampling frequency of 16 kHz for the input sound. 
Table 2. Working frequency 
Clock cycle (MHz) 
17 IHC channels (MHz) 
Pars 
Full logic 
203 
1.46 
illel 
DSP48E 
211 
1.45 
Serial 
Full logic DSP48E 
250 
2 
252 
1.92 
Table 3 shows the synthesis results for both structures using either LUTs or 
DSP48E blocks. The parallel structure needs the same resources to calculate just 
one IHC or the 17 used in [8] due to its pipeline operation. 
Table 3. Hardware allocation 
1 IHC channel 
17 IHC channels 
Par 
Full logic 
23870 LUTs 
23870 LUTs 
allel 
DSP48E 
14803LUTs 
81DSPA8E 
U803LUTs 
81DSPA8E 
Serial 
Full logic DSP48E 
7037 LUTs 
119629 LUTs 
4973LUTs 
16DSPA8E 
84541LUTs 
272DSPA8E 
If only LUTs are used, the design fits in the second smallest Virtex5 device, 
XC5VLX50. But if DSP48E blocks are used, the high number of them require 
jumping to the second largest Virtex5 although only a 10% of the LUTs will 
be used. The number of LUTs in the full logic implementation of the parallel 
structure is smaller than expected because the constant operands cause that the 
inner structure of the arithmetical can be simplified. 
Serial structure demonstrates being the smaller of the two for just one IHC. 
But with only three IHCs serial structure equals parallel results and it's imprac-
ticable for 17 IHCs. 
5 Conclusions 
The parallel s tructure can be synthesized on the smallest devices of the Virtex5 
family. And its hardware implementation cost is independent of the number 
of stimulation channels. The results of the serial implementation explodes in 
physical resources demand as the number of channels increases. But serial im-
plementation has the facility of easily customizing the constants of each ICH 
involved in the complete model. 
DSP48E blocks utilization has no advantage in any case because they can 
not be harnessed to optimize the critical path . Also the use of DSP48E slices in 
the parallel s tructure avoids its internal simplincation although there are many 
arithmetical blocks with constant operands. 
The design methodology allows the design modification in order to introduce 
more or less transduction channels in different basilar membrane sections. Thus 
the design can be tailored for a specific nerve stimulation problem. 
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